Intelligent data acquisition and instrumentation systems established by the incorporation of microprocessor technology require high-speed analog to digital conversion of multiple-channel input signals. Sophisticated data systems or subsystems are enabled by the microprocessor software flexibility to establish adaptive input data procedures. These adaptive procedures are enhanced by versatile interface circuitry which is software controlled.
Introduction
Intelligent data acquisition and instrumentation systems established by incorporation of microprocessor technology require analog to digital conversion of multiple-channel analog-input signals. Sophisticated data systems or subsystems are enabled by the microprocessor software flexibility to establish adaptive input data procedures. These adaptive procedures are enhanced by versatile interface circuitry which is software controlled.
This discussion involves a twelve-bit analog to digital conversion design to establish an eight-bit microprocessor interface for 16 single-ended channels (8 differential) operating at rate of 100KHz. The design is expandable to 256 single-ended channels or 128 differential channels.
Data acquisition systems for research and development projects require flexibilities to incorporate adaptive features as the project progresses. The basic function of the specific microprocessor data acquisition system for which this Analog to Digital Converter (ADC) was designed is to examine, optimize, and provide accurate repeatable setup of the parameters of an Electron Beam Welder. The microprocessor unit MPU controlling this system is the Intel 8080A,** an 8-bit parallel central processing unit. The MPU is fabricated on a single LSI chip utilizing n-channel silicon MOS technology. The instruction times vary from 2ps to 9ps when the MPU is supplied a 2MHz twophase clock.
Analog Multiplexer and Conversion Module
The design incorporates the Analogic MP6912 Subminiature High-Speed Data-Acquisition System Module.
The module contains a complete 12-bit, high-speed, successive-approximation analog to digital converter, a high-speed sample and hold, a premium reference, a fast, high-stability buffer amplifier, digital-output buffer amplifiers, and a 16-channel multiplexer for both single-ended and differential inputs. Typical *Work performed under the auspices of the USERDA. **Reference to a company or product name here or elsewhere in this report does not imply approval or recommendation of the product by the University of California or the U. S. Energy Research and Development Administration to the exclusion of others that may be suitable. data-acquisition system module characteristics are listed in Table 1 
Mapped Memory Addressing
The ADC subsystem is designed for mapped memory operation as opposed to I/O device operation. Mapped memory operation treats the microprocessor outputs for ADC initialization commands as instructions writing data into specific memory locations. Input instructions of ADC data are likewise handled as memory read instructions. Tables 2 and 3 designate the hexadecimal memory address assignments for writing ADC initialization commands and reading ADC data.
Herein all 16-bit addresses and 8-bit data specific values are defined with four characters and two characters of hexadecimal nomenclature respectively. Hexadecimal nomenclature defines the sixteen characters required to describe the sixteen possible states of 4 binary bits. Ten of the character set are identical to the Binary-Coded-Decimal characters 0 through 9. The remaining 6 hexadecimal states, illegal BCD characters, are assigned the characters A through F.
The ADC occupies eight contiguous memory locations. Basic ADC operation requires four write locations (ADC3 through ADC6) and three read memory locations (ADC0 through ADC2). One additional write location (ADC7) is required when the ADC subsystem is expanded.
Address Bus Decoding
The ADC Subsystem functional block diagram of Figure 1 inputs the 16 address bus lines to the address decoding block. For this low volume application design, specific memory address locations were allocated and fully decoded to minimize software training and programming. Redundancy in addressing created by typically small programs can be used to reduce the address decoding function. Minimized production systems may take advantage of software programs less than 32K for example by using the upper address bit to enable the ADC. Decoding of the minimum number of address bits as a function of the number of addresses needed can minimize the address decoding The specific analog channel to be converted to digital form is selected by the eight-bit data word written into memory address ADC4. The data word is controlled by two four-bit parallel bidirectional bus drivers as shown in Figure 1 . The direction of data flow is managed by the 8080A Data Bus Input signal DBIN. DBIN active routes data from the ADC onto the MPU data bus. Otherwise, data is gated onto the ADC. The bus drivers are tri-state devices and are enabled by the Port Select signal applied to the Chip Select inputs.
The eight-bit data word specifies 1 of 256 channels. For the expanded input channel configurations, the eight-bit word is separated into two significant four-bit bytes. The upper four-bit byte is loaded into the Analog Multiplexer and Conversion Module. (Reference "Analog Multiplexer and Conversion Module" and Figure 1 .) The lower four-bit byte is loaded into the expander circuitry to select the 1 of 16 expansion channels of the expansion modules.
A system of only 16 Figure 1 . This figure Is the basis for discussion related to Conversion Description and Software Description. Two methods of conversion are available to software control.
One method is random access of any analog input channel. The second method is sequential access of the channels. The end of conversion may be recognized in either method by programmed I/O or an interrupt system.
In general, the following operational procedure must be followed. Port A mode selection control data is written into memory address ADC3. Port B mode selection control data must also be written into memory address ADC3. Port C bit 7 must be set up as well as Port C bit 6. The bit Set/Reset capability is also controlled by data written into ADC3.
In method one, random access of any analog input channel, the channel selection data word is then written into memory address ADC4. When an interrupt system is used, the software must then enable the ADC interrupt before continuing with the main program. When the ADC interrupt occurs, the ADC interrupt service routine must then read the ADC output by reading address ADCO and ADC1 for the upper and lower eight-bit data bytes respectively.
An example of random accessing of input channels is listed in Table 5 . Port setup is accomplished by instructions P through P + 6. The input channel multiplexer and conversion initiation is accomplished by instructions C through C + 8. The readout of the ADC conversion is then accomplished by instructions R through R + 7.
The second method of conversion, sequential access of the channels is slightly more complex. Port setup is accomplished by instructions P through P + 8. The first channel may be selected by writing anything into memory address ADC5. This selection and conversion initiation is accomplished by instructions C through C + 8. Advancing the channel number and reinitiation of the conversion is accomplished by instructions A through A + 8 after reading the previous conversions with instructions R through R + 7.
These two examples are lengthy and redundant in some aspects with a goal of clarifying the basic ADC operation. Since the ADC addressing is mapped memory, the software programmer is restricted only by the MPU instruction set. The actual number of instructions required for a specific application will vary as a function of the individual programmer and peculiar requirements of the application.
Input/Output Parameter Variation Capability
The ADC design includes a flexibility to enable variation of input parameters without hardware redesign. This capability is established through a series of jumper selections. These 
